&THE 2008 INTERNATIONAL Test Conference will be held in Santa Clara, California on 28-30 October. As the premier conference for test technology, ITC continues its well-established format for Test Week (26-31 October) with two days of tutorials and a threeday conference program, followed by two days of workshops. There will be 17 tutorials this year, covering a wide range of topics. They include material for the developing test professional, plus new and updated material to keep experts up to date with current developments. One tutorial specifically targets those new to the field, covering the fundamentals of test and DFT.
On Monday evening (27 October), there will be a special panel entitled, ''Power-Aware DFT -Do We Really Need It?'' Some of the questions will include the following: Is there a real power dissipation problem during test mode? Is it impacting yield today? How do we make sure that power dissipation during test correlates well with the functional mode? Are we undertesting our design if we restrict power?
Tuesday begins with a plenary session featuring a keynote address by Mike Lydon, vice president of Technology and Quality, Global Supply Chain Management at Cisco Systems. Lydon will discuss the role of test in managing very large end-to-end supply chains. The exhibit hall opens after the plenary session, where you will find the latest equipment, software, services, and tools for solving test problems.
There will be three invited talks, one after lunch on each of the three days of the conference. On Tuesday, Jan Rabaey, professor at the University of California, Berkeley, will speak about technologies of the future and their challenges for test. On Wednesday, Bob Pease, staff scientist at National Semiconductor, will hold an interactive conversation about his 48 years in analog design and test. On Thursday, Jeff Rearick, Fellow at Advanced Micro Devices, will explain how to determine whether DFT and test are adding value to your company.
A new feature for ITC 2008 will be two embedded tutorials in the regular technical program. Gordon Roberts, professor at McGill University, will provide an overview of mixed-signal production test. Robert Daasch, professor at Portland State University, will give an introduction to statistics and its use in test for outlier screening.
The technical-paper sessions open on Tuesday afternoon with sessions on high-speed I/O testing, microprocessor test, embedded-memory test and diagnosis, outlier screening, defect avoidance, delay test, and ATPG.
ITC continues its lecture series with sessions on practical issues in board test, jitter and signal integrity for Gbps I/O signals, as well as the basics-of-testengineering series. This series explains the basics of ATE for DFT-oriented folks. One lecture series session will also contain ''elevator talks'' from 10 test professors about the top test research areas. Also, back for 2008 are advanced industry practice sessions. These include sessions on automotive test, standards, new frontiers in test, and a special joint session with Autotestcon on system-level DFT.
Wednesday opens with technical-paper sessions on power-aware DFT, advances in board interconnect test, testing of opens and shorts, system-level microprocessor online test, power impact on compression, diagnostics, testing of complex SoCs, silicon debug, and RF testing.
There will be five panels on Wednesday afternoon addressing the following topics: The workshops will begin after the technical-paper sessions conclude on Thursday, and they will continue to the next day. These workshops provide an opportunity to discuss topics in your chosen field. 
DON'T FORGET THAT

